LMZ10503.pdf

(964 KB) Pobierz
LMZ10503 3A SIMPLE SWITCHER® Power Module with 5.5V Maximum Input Voltage
June 10, 2010
LMZ10503
3A SIMPLE SWITCHER® Power Module with 5.5V Maximum
Input Voltage
Easy to Use 7 Pin Package
Performance Benefits
■
Operates at high ambient temperatures
■
High efficiency up to 96% reduces system heat generation
■
Low radiated emissions (EMI) complies with EN55022
class B standard (Note
4)
■
Low output voltage ripple of 10 mV allows for powering
noise-sensitive transceiver and signaling ICs
■
Fast transient response for powering FPGAs and ASICs
System Performance
301118a4
TO-PMOD 7 Pin Package
10.16 x 13.77 x 4.57 mm (0.4 x 0.39 x 0.18 in)
θ
JA
= 20°C/W,
θ
JC
= 1.9°C/W
(Note
3)
RoHS Compliant
Current Derating (V
OUT
= 3.3V)
Electrical Specifications
■
■
■
■
■
■
15W maximum total output power
Up to 3A output current
Input voltage range 2.95V to 5.5V
Output voltage range 0.8V to 5V
±1.63% feedback voltage accuracy over temperature
Efficiency up to 96%
301118a5
Key Features
■
Integrated shielded inductor
■
Flexible startup sequencing using external soft-start,
■
■
■
■
■
tracking, and precision enable
Protection against in-rush currents and faults such as input
UVLO and output short-circuit
-40°C to +125°C junction temperature operating range
Single exposed pad and standard pinout for easy
mounting and manufacturing
Pin-to-pin compatible with
LMZ10504 (4A/20W max)
LMZ10505 (5A/25W max)
Fully enabled for WEBENCH® and Power Designer
Efficiency (V
OUT
= 3.3V)
30111871
Applications
■
■
■
■
Point-of-load conversions from 3.3V and 5V rails
Space constrained applications
Extreme temperatures/no air flow environments
Noise sensitive applications (i.e. transceiver, medical)
Radiated Emissions (EN 55022, Class B)
Note 1:
Note 1:
θ
JA
measured on a 2.25” x 2.25” (5.8 cm x 5.8 cm) four layer board. Refer to
PCB Layout Diagrams
or Evaluation Board Application Note:
AN-2022.
Note 2:
Note 2: EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See
Figure 5
and layout for information on device under test.
301118a6
© 2010 National Semiconductor Corporation
301118
www.national.com
LMZ10503
Typical Application Circuit
30111801
Connection Diagram
30111872
Top View
7-Lead TO-PMOD
Ordering Information
Order Number
LMZ10503TZE-ADJ
LMZ10503TZ-ADJ
LMZ10503TZX-ADJ
Supplied As
45 Units in a Rail
250 Units in Tape and Reel
500 Units in Tape and Reel
TO-PMOD-7
TZA07A
LMZ10503TZ-ADJ
Package Type
NSC Package Drawing
Package Marking
Pin Descriptions
Pin Number
1
2
3
Name
VIN
EN
SS
Description
Power supply input. A low ESR input capacitance should be located as close as possible to the VIN
pin and exposed pad (EP).
Active high enable input for the device.
Soft-start control pin. An internal 2 µA current source charges an external capacitor connected between
SS and GND pins to set the output voltage ramp rate during startup. The SS pin can also be used to
configure the tracking feature.
Power ground and signal ground. Provide a direct connection to the EP. Place the bottom feedback
resistor as close as possible to GND and FB pin.
Feedback pin. This is the inverting input of the error amplifier used for sensing the output voltage. Keep
the copper area of this node small.
4
5
GND
FB
www.national.com
2
LMZ10503
Pin Number
6, 7
EP
Name
VOUT
Exposed
Pad
Description
The output terminal of the internal inductor. Connect the output filter capacitor between VOUT pin and
EP.
Exposed pad is used as a thermal connection to remove heat from the device. Connect this pad to the
PC board ground plane in order to reduce thermal resistance value. EP must also provide a direct
electrical connection to the input and output capacitors ground terminals. Connect EP to pin 4.
3
www.national.com
LMZ10503
Absolute Maximum Ratings
(Note
5)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
VIN, VOUT, EN, FB, SS to GND
ESD Susceptibility (Note
6)
Power Dissipation
Junction Temperature
-0.3V to 6.0V
±2 kV
Internally Limited
150°C
Storage Temperature Range
-65°C to 150°C
For Soldering Specs see:
www.national.com/ms/MS/MS-SOLDERING.pdf
Operating Ratings
VIN to GND
Junction Temperature (T
J
)
(Note
5)
2.95V to 5.5V
-40°C to 125°C
Specifications with standard typeface are for T
J
= 25°C only; limits in bold face type
apply over the operating junction temperature range T
J
of -40°C to 125°C. Minimum and maximum limits are guaranteed through
test, design, or statistical correlation. Typical values represent the most likely parametric norm at T
J
= 25°C, and are provided for
reference purposes only. V
IN
= V
EN
= 3.3V, unless otherwise indicated in the conditions column.
Symbol
Parameter
Conditions
Min
(Note
7)
0.78
Typ
(Note
8)
0.8
Max
(Note
7)
0.82
Units
Electrical Characteristics
SYSTEM PARAMETERS
V
FB
Total Feedback Voltage Variation
Including Line and Load Regulation
Feedback Voltage Variation
Feedback Voltage Variation
V
IN
= 2.95V to 5.5V
V
OUT
= 2.5V
I
OUT
= 0A to 3A
V
IN
= 3.3V, V
OUT
= 2.5V
I
OUT
= 0A
V
IN
= 3.3V, V
OUT
= 2.5V
I
OUT
= 3A
V
V
FB
V
FB
V
IN(UVLO)
I
SS
I
Q
I
SD
I
OCL
f
FB
PWM SECTION
f
SW
D
range
ENABLE CONTROL
V
EN-IH
V
EN-IF
T
SD
T
SD-HYS
θ
JA
θ
JC
0.787
0.785
0.8
0.798
2.6
0.812
0.81
2.95
V
V
V
µA
Input UVLO Threshold (Measured at VIN Rising
pin)
Falling
Soft-Start Current
Non-Switching Input Current
Shut Down Quiescent Current
Output Current Limit (Average Current)
Frequency Fold-back
Switching Frequency
PWM Duty Cycle Range
EN Pin Rising Threshold
EN Pin Falling Threshold
T
J
for Thermal Shutdown
Hysteresis for Thermal Shutdown
Junction to Ambient
Junction to Case
(Note
3)
No air flow
Charging Current
V
FB
= 1V
V
IN
= 5.5V, V
EN
= 0V
V
OUT
= 2.5V
In current limit
1.95
2.4
2
1.7
260
3
500
6.7
mA
µA
A
kHz
1160
100
1.23
1.8
kHz
%
V
V
°C
°C
°C/W
°C/W
3.8
5.2
250
750
0
1000
0.8
1.06
145
10
20
1.9
THERMAL CONTROL
THERMAL RESISTANCE
www.national.com
4
LMZ10503
Specifications with standard typeface are for T
J
= 25°C only; limits in bold face type
apply over the operating junction temperature range T
J
of -40°C to 125°C. Minimum and maximum limits are guaranteed through
test, design, or statistical correlation. Typical values represent the most likely parametric norm at T
J
= 25°C, and are provided for
reference purposes only. V
IN
= V
EN
= 3.3V, unless otherwise indicated in the conditions column.
Symbol
Parameter
Conditions
Min
(Note
7)
Typ
(Note
8)
7
Max
(Note
7)
Units
Electrical Characteristics
PERFORMANCE PARAMETERS
ΔV
OUT
Output Voltage Ripple
Refer to
Table 3
V
OUT
= 2.5V
Bandwidth Limit = 2 MHz
Refer to
Table 5
Bandwidth Limit = 20 MHz
ΔV
IN
= 2.95V to 5.5V
I
OUT
= 0A
ΔV
OUT
/ V
OUT
ΔV
FB
/ V
FB
ΔV
OUT
/ V
OUT
Efficiency
V
OUT
= 3.3V
V
OUT
= 2.5V
η
Peak Efficiency (1A) V
IN
= 5V
V
OUT
= 1.8V
V
OUT
= 1.5V
V
OUT
= 1.2V
V
OUT
= 0.8V
V
OUT
= 2.5V
V
OUT
= 1.8V
η
Peak Efficiency (1A) V
IN
= 3.3V
V
OUT
= 1.5V
V
OUT
= 1.2V
V
OUT
= 0.8V
V
OUT
= 3.3V
V
OUT
= 2.5V
η
Full Load Efficiency (3A) V
IN
= 5V
V
OUT
= 1.8V
V
OUT
= 1.5V
V
OUT
= 1.2V
V
OUT
= 0.8V
V
OUT
= 2.5V
V
OUT
= 1.8V
η
Full Load Efficiency (3A) V
IN
= 3.3V
V
OUT
= 1.5V
V
OUT
= 1.2V
V
OUT
= 0.8V
96.3
94.9
93.3
92.2
90.5
86.9
95.7
94.0
92.9
91.3
87.9
94.8
93
90.8
89.3
87.1
82.3
92.4
89.8
88.2
85.9
80.8
%
%
%
%
Output Voltage Line Regulation
Feedback Voltage Load Regulation
Output Voltage Load Regulation
ΔV
IN
= 2.95V to 5.5V
I
OUT
= 0A, V
OUT
= 2.5V
I
OUT
= 0A to 3A
I
OUT
= 0A to 3A
V
OUT
= 2.5V
mV
pk-pk
ΔV
OUT
ΔV
FB
/ V
FB
Output Voltage Ripple
Feedback Voltage Line Regulation
5
mV
pk-pk
0.04
0.04
0.25
0.25
%
%
%
%
Note 3:
θ
JA
measured on a 2.25” x 2.25” (5.8 cm x 5.8 cm) four layer board, with one ounce copper, thirty six 10mil thermal vias, no air flow, and 1W power
dissipation. Refer to
PCB Layout Diagrams
or Evaluation Board Application Note: AN-2022.
Note 4:
EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See
Table 9
and layout for information on device under test.
Note 5:
Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the
device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 6:
The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Test method is per JESD22-AI14S.
Note 7:
Min and Max limits are 100% production tested at an ambient temperature (T
A
) of 25°C. Limits over the operating temperature range are guaranteed
through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National’s Average Outgoing Quality Level (AOQL).
Note 8:
Typical numbers are at 25°C and represent the most likely parametric norm.
5
www.national.com

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin